![A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance | SpringerPlus | Full Text A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance | SpringerPlus | Full Text](https://media.springernature.com/lw685/springer-static/image/art%3A10.1186%2Fs40064-016-2090-z/MediaObjects/40064_2016_2090_Fig5_HTML.gif)
A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance | SpringerPlus | Full Text
![Delay-line based fast-locking all-digital pulsewidth-control circuit with programmable duty cycle | Semantic Scholar Delay-line based fast-locking all-digital pulsewidth-control circuit with programmable duty cycle | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/04b164540dcbddee3031f368a6cc411969f00281/2-Figure2-1.png)
Delay-line based fast-locking all-digital pulsewidth-control circuit with programmable duty cycle | Semantic Scholar
![shows the design of the digitally controlled analog delay line. The... | Download Scientific Diagram shows the design of the digitally controlled analog delay line. The... | Download Scientific Diagram](https://www.researchgate.net/publication/220915566/figure/fig3/AS:669082223378445@1536533041527/shows-the-design-of-the-digitally-controlled-analog-delay-line-The-design-consists-of-a.png)
shows the design of the digitally controlled analog delay line. The... | Download Scientific Diagram
![Circuit configuration of Vernier delay line. The case of N = 2 is shown. | Download Scientific Diagram Circuit configuration of Vernier delay line. The case of N = 2 is shown. | Download Scientific Diagram](https://www.researchgate.net/publication/224132306/figure/fig4/AS:651505581453317@1532342443609/Circuit-configuration-of-Vernier-delay-line-The-case-of-N-2-is-shown.png)
Circuit configuration of Vernier delay line. The case of N = 2 is shown. | Download Scientific Diagram
![electric circuits - Input voltage over frequency in lumped-element delay line? - Physics Stack Exchange electric circuits - Input voltage over frequency in lumped-element delay line? - Physics Stack Exchange](https://i.stack.imgur.com/G3w4v.jpg)